Kunthavai Naacchiyaar Government Arts College (W) (Autonomous), Thanjavur-613 007.

Department of Physics

APPLIED PHYSICS - I

18K3CSAP1

- 1. Dr.M.Kayalvizhi, Dept. of Physics, Kngac, TNJ.
- 2. Mrs. K.Saritha
 Dept.of Physics, Kngac, TNJ.

UNIT-IV: BOOLEAN ALGEBRA & ARITHMETIC CIRCUITS

BOOLEAN ALGEBRA

Understanding Boolean algebra and its laws help us to simplify the Boolean expression so that they contain lesser number of literals. The simplified equation allows us to use lesser number of gates. Therefore the digital circuit we design will be more efficient and also cheaper. We also introduce De Morgan's theorems and using it, we show that NAND/NOR are *universal gates*. This chapter is presented under the following headings.

- 5.1 Laws of Boolean Algebra
- 5.2 DeMorgan's Theorems
- 5.3 NAND as Universal gate
- 5.4 NAND-NAND network
- 5.5 NOR as Universal gate
- 5.6 NOR-NOR network
- 5.7 NOR to OR gate network
- 5.8 NAND to AND gate network

5.1 LAWS OF BOOLEAN ALGEBRA

Boolean algebra uses only two bits, 0 and 1 and has only two operators + (OR) and . (AND). A number of rules in Boolean algebra are similar to ordinary algebra but a number of other rules are different. Here, we will introduce some of the important Boolean laws and show how they are used to simplify Boolean expressions.

Commutative Law:

The commutative law for addition of two variables is written as

$$A + B = B + A \tag{5.1}$$

This means that the order in which the variables are OR-ed makes no difference.

Fig. (5.1) illustrates the commutative law applicable to OR gate.

$$A = \begin{cases} A = A \end{cases}$$

Fig. 5.1

In a similar way, the commutative law for multiplication of two variables is

$$AB = BA \tag{5.2}$$

Fig. (5.2) illustrates the commutative law applicable to AND gate.

$$A = \begin{cases} A = B \\ B = A \end{cases}$$

$$y = AB = A = \begin{cases} B = B \\ A = A \end{cases}$$

Fig. 5.2

Associative Law:

The associative law for addition of three variables is written as

$$A + (B + C) = (A + B) + C$$
 (5.3)

This means that the result is the same regardless of the order in which the variables are grouped.

Fig. (5.3) illustrates the associative law applicable to OR gate.

A

$$Y = A+B+C$$
 $B = C$
 $A+B = C$
 $A+B = C$
 $A+B = C$
 $A+B+C$
 $A+B+C$
 C

In a similar way, the associative law for multiplication of three variables is

$$A(BC) = (AB)C (5.4)$$

Fig. (5.4) illustrates the commutative law applicable to AND gate.

Fig. 5.4

Distributive Law:

The distributive law for three variables is written as

$$A(B + C) = AB + AC$$
 (5.5)

Fig. (5.5) illustrates the distributive law.




Fig. 5.5

Using a truth table for three variables, the distributive law can be verified.

The commutative law, associative law and distributive law are the same as in ordinary algebra.

Besides the three basic laws discussed above, there are some more standard rules that are specific to Boolean algebra. In order to identify the rules, let us give them numbers. In most cases, the proof is elementary in nature.

Rule 1a: A + 0 = A

When A = 0,

$$A + 0 = 0 + 0 = 0 = A$$

When A = 1,

$$A + 0 = 1 + 0 = 1 = A$$

Therefore,

$$A + 0 = A$$

This rule is illustrated in Fig. 5.6

Rule 1b: A.1 = A

When A = 0,

$$A.1 = 0.1 = 0 = A$$

When A = 1,

Therefore,

$$A.1 = A$$

This rule is illustrated in Fig. 5.7

Rule 2a: A + 1 = 1

When A = 0,

$$A + 1 = 0 + 1 = 1$$

When A = 1,

$$A+1=1+1=1$$

Therefore,

$$A + 1 = 1$$

This rule is illustrated in Fig. 5.8




Fig. 5.6




Fig. 5.7




Fig. 5.8

Rule 2b:
$$A.0 = 0$$

When
$$A = 0$$
,

$$A.0 = 0.0 = 0$$

When
$$A = 1$$
,

$$A.0 = 1.0 = 0$$

Therefore,

$$A.0 = 0$$

This rule is illustrated in Fig. 5.9

Rule 3a: A + A = A

When
$$A = 0$$
,

$$A + A = 0 + 0 = 0 = A$$

When A = 1,

$$A + A = 1 + 1 = 1 = A$$

Therefore,

$$A + A = A$$

This rule is illustrated in Fig. 5.10

Rule 3b: A.A = A

When A = 0,

$$A = 0 = 0 = 0 = A$$

When A = 1,

$$A.A = 1.1 = 1 = A$$

Therefore,

$$A.A = A$$

This rule is illustrated in Fig. 5.11




Fig. 5.9




Fig. 5.10




Fig. 5.11

Rule 4a: $A + \overline{A} = 1$

When A = 0,

$$A + \overline{A} = 0 + 1 = 1$$

When A = 1,

$$A + \overline{A} = 1 + 0 = 1$$

Therefore,

$$A + \overline{A} = 1$$

This rule is illustrated in Fig. 5.12




Fig. 5.12

Rule 4b: $A.\overline{A} = 0$

When A = 0,

$$A.\overline{A} = 0.1 = 0$$

When A = 1,

$$A.\overline{A} = 1.0 = 0$$

Therefore,

$$A.\overline{A} = 0$$

This rule is illustrated in Fig. 5.13

$$A=0$$

$$A=1$$

$$A=1$$

Fig. 5.13

Rule 5: A = A

When A = 0,

$$\overline{A} = 1; \quad \overline{A} = 0 = A$$

When A = 1,

$$\overline{A} = 0; \quad \overline{A} = 1 = A$$

Therefore,

$$\overline{A} = A$$

This rule is illustrated in Fig. 5.14




Fig. 5.14

This double complement rule is also called as involution.

Rule 6a: A + AB = A

Method 1:

L.H.S =
$$A + AB$$

= $A(1+B)$
= $A.1$; for $1 + B = 1$
= A ; for $A.1 = A$
 $A + AB = A$

This rule can be proved using the above rules or by truth table.

Method 2: Using truth table:

Α	В	AB	A + AB
0	0	0	0
0	1	.0	0
1	0	0	1
1	1	1	1 .

Comparing columns 1 and 4, it follows that

$$A + AB = A$$

This method of using the truth table to prove an identity is called 'proof by perfect induction'

Rule 6b: A (A+B) = A

Method 1:

Therefore,

$$A(A+B) = A$$

Method 2: Using truth table:

	Α	В	A + B	A(A + B)
-	0	0	0	0
	0	1	1	0 .
	1	0	1	1
	1	1	1	1

Comparing columns 1 and 4, it follows that

$$A(A+B) = A$$

Rules 6a and 6b are also called as laws of absorption.

Rule 7a: $A + \overline{AB} = A + B$

Proof 1:

LHS =
$$A + \overline{A}B$$

= $A.1 + \overline{A}B$; for $A.1 = A$
= $A(1 + B) + \overline{A}B$; for $1 + B = 1$
= $A + AB + \overline{A}B$
= $A + B(A + \overline{A})$
= $A + B$; for $A + \overline{A} = 1$
= RHS

Therefore,

$$A + \overline{A}B = A + B$$

Proof 2:

RHS = A + B
= A + B.1
= A + B(A +
$$\overline{A}$$
); for A + \overline{A} = 1
= A + BA + B \overline{A}
= A + AB + \overline{A} B; for AB = BA
= A + \overline{A} B; for A + AB = A
= LHS

Therefore,

$$A + \overline{A}B = A + B$$

The identity can also be proved simply, using a truth table. But of course, using basic rules to prove some other rules is more elegant.

Rule 7b: $A(\overline{A} + B) = A.B$

Proof:

LHS =
$$A(\overline{A} + B)$$

= $A\overline{A} + AB$
= AB ; for $A\overline{A} = 0$
= RHS

Therefore,

$$A(\overline{A} + B) = AB$$

Rule 8a: A + BC = (A + B)(A + C)

Proof:

RHS =
$$(A + B)(A + C)$$

= $AA + AB + AC + BC$
= $A + AB + AC + BC$; for $AA = A$
= $A(1 + B + C) + BC$
= $A + BC$; for $1 + B + C = 1$
 $A + BC = (A + B)(A + C)$

Note:

Hence

Since
$$A + BC = (A + B)(A + C)$$
 it follows

$$A + \overline{B}C = (A + \overline{B})(A + C)$$

$$\overline{A} + \overline{B}\overline{C} = (\overline{A} + \overline{B})(\overline{A} + \overline{C})$$

Rule 8b: A(B+C) = AB+AC

This is only a distributive law.

Rule 9a: AB + AC + BC = AB + AC

Proof:

Comparing LHS and RHS, we can see that the term BC on the LHS is the term to be removed to make both sides equal.

LHS =
$$AB + \overline{A}C + BC$$

= $AB + \overline{A}C + BC.1$
= $AB + \overline{A}C + BC(A + \overline{A})$; $A + \overline{A} = 1$
= $AB + \overline{A}C + ABC + \overline{A}BC$
= $AB (1 + C) + \overline{A}C (1 + B)$
= $AB + \overline{A}C$; for $1 + C = 1$; $1 + B = 1$

Therefore,

$$AB + \overline{AC} + BC = AB + \overline{AC}$$

A number of similar equations can be formed as given below.

$$\overrightarrow{AB} + \overrightarrow{AC} + \overrightarrow{BC} = \overrightarrow{AB} + \overrightarrow{AC}$$
 $\overrightarrow{AB} + \overrightarrow{AC} + \overrightarrow{BC} = \overrightarrow{AB} + \overrightarrow{AC}$
 $\overrightarrow{AB} + \overrightarrow{AC} + \overrightarrow{BC} = \overrightarrow{AB} + \overrightarrow{AC}$
 $\overrightarrow{AB} + \overrightarrow{AC} + \overrightarrow{BC} = \overrightarrow{AB} + \overrightarrow{AC}$
 $\overrightarrow{XY} + \overrightarrow{XZ} + \overrightarrow{YZ} = \overrightarrow{XY} + \overrightarrow{XZ}$

Rule 9b:
$$(A + B)(\overline{A} + C)(B + C) = (A + B)(\overline{A} + C)$$

Proof:

LHS =
$$(A + B)(\overline{A} + C)(B + C)$$

= $(A\overline{A} + \overline{A}B + AC + BC)(B + C)$
= $(\overline{A}B + AC + BC)(B + C)$; for $A\overline{A} = 0$
= $\overline{A}BB + ABC + BBC + \overline{A}BC + ACC + BCC$
= $\overline{A}B + ABC + BC + \overline{A}BC + AC + BC$; for $AA = A$, $BB = B$
= $\overline{A}B + \overline{A}BC + ABC + BC + AC + BC$
= $\overline{A}B(1 + C) + BC(A + 1) + AC + BC$
= $\overline{A}B + BC + AC + BC$; for $1+C = 1$, $1+A = 1$
= $\overline{A}B + AC + BC$; for $BC+BC = BC$

RHS =
$$(A + B)(\overline{A} + C)$$

= $A\overline{A} + \overline{A}B + AC + BC$
= $\overline{A}B + AC + BC$; for $A\overline{A} = 0$
LHS = RHS

Therefore.

$$(A + B)(\overline{A} + \overline{C})(B + C) = (A + B)(\overline{A} + C)$$

DUALITY PRINCIPLE

We have seen that Rule 1 to Rule 7 (except for Rule 5) are given in pairs. They are taken as 1a and 1b, 2a and 2b etc. If Rule 1a is given, 1b can be obtained; if Rule 2a is given, 2b can be obtained etc.. In all these cases, if one rule is given, the other one of the pair can be obtained by interchanging the binary operators OR and AND and by replacing1's with 0's and 0's with 1's. This property is called **duality principle**. For example, A + 0 = A is a dual of A.1 = A. Similarly A + 1 = 1 is the dual of A.0 = 0.

Given a Boolean rule, the dual can be obtained by,

- i) changing each OR sign to AND sign
- ii) changing each AND sign to OR sign
- iii) complementing any 0 or 1 present in the expression.

We give below some Boolean rules and their duals.

1a:
$$A + 0 = A$$

2b:
$$A.0 = 0$$

4b:
$$A.A = 0$$

6b:
$$A(A+B) = A$$

7b:
$$A(A + B) = A.B$$

9b:
$$(A + B)(\overline{A} + C)(B + C) = (A + B)(\overline{A} + C)$$

With the help of the laws and rules we have discussed so far, it is possible to simplify a given Boolean expression. Without proof (since it is straightforward), we can write some more identities.

For example, we have,

$$A + 1 = 1$$

; Rule 2a

It follows that,

$$A + B + 1 = 1$$

$$A + AB + 1 = 1$$

$$AB + ABC + ABCD + 1 = 1$$

$$A + ABC + ----+1 = 1$$

This means that, in a Sum of Product expression, if one of the terms is 1, then the output is 1.

We have,

$$A + A = A$$
 ;Rule 3a
 $A + AB = A$;Rule 6a

It can be shown easily that,

$$A + A + A = A$$

$$A + AB + ABC = A$$

$$A + ABD + ADEF + ACEFG = A$$

Let us take Rule 7a,

$$A + \overline{A}B = A + B$$

We can write a number of similar rules.

$$A + \overline{AB} = A + \overline{B}$$

 $\overline{A} + AB = \overline{A} + B$
 $\overline{A} + A\overline{B} = \overline{A} + \overline{B}$
 $A + \overline{ABC} = A + BC$
 $X + \overline{X}YZ = X + YZ$

All the above expressions can be easily proved as we have done for Rule 7a. Let us try some examples, which make use of the Boolean rules.

5.2 De MORGAN'S THEOREMS

De Morgan has introduced two theorems. We will take them one by one, give the statement and prove by perfect induction.

Theorem 1:

$$AB = A + B$$

"The complement of a product is equal to the sum of (individual) complements."

The proof is given using truth table.

Α	В	Ā	B	AB	ĀB	Ā+B
0	0	1	1	0	1	1
0	1 .	1	0	0	1	1
1	0	0	1	.0	1	1
1	1	0	0	1	0	0

The last two columns are equal and hence AB = A + B

Note:

The expression on the LHS, \overline{AB} corresponds to a NAND gate. The equation on the RHS can be implemented using two NOT gates and one OR gate. This is shown in Fig. 5.17a.

The circuit in Fig.5.17a can also be modified as shown in Fig. 5.17b.

Fig. 5.17b

Here the NOT gates in front of the OR gate have been removed and in their place just bubbles are drawn, the bubble indicating inversion. This arrangement is called bubbleq OR gate. Therefore, we can write,

NAND = Bubbled OR

Theorem 2:

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

"The complement of a sum is equal to the product of (individual) complements."

The proof is given using truth table.

Α	В	Ā	B	A+B	A+B	Ā.B
0	0	1	1	0	1 .	1
0.	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

The last two columns are equal and hence $A^{Fig. 5.18}B = \overline{A} \cdot \overline{B}$

Note:

The expression on the LHS, A+B corresponds to a NOR gate. The equation on the RHS can be implemented using two NOT gates and one AND gate. This is shown in Fig. 5.18a.

$$A \longrightarrow A \longrightarrow \overline{B} \longrightarrow \overline{B}$$

Fig. 5.18a

The circuit in Fig.5.18a can also be modified as shown in Fig. 5.18b.

Fig. 5.18b

Here, the NOT gates in front of the AND gate have been removed and in their place just bubbles are drawn, the bubble indicating inversion. This arrangement is called bubbled AND gate. Therefore, we can write,

NOR = Bubbled AND

DeMorgan's theorems are applicable to more than two variables also. Let us take some examples.

From the first DeMorgan's theorem,

$$\overline{AB} = \overline{A} + \overline{B}$$

It follows,

$$\overline{ABC} = \overline{A} + \overline{B} + \overline{C}$$

$$\overline{ABCD} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$

$$\overline{ABC.....Z} = \overline{A} + \overline{B} + \overline{C} + + \overline{Z}$$

From the second DeMorgan's theorem,

$$\overline{A+B} = \overline{A}.\overline{B}$$

It follows,

Example 5.12

Use DeMorgan's theorem to find the complement of A + BC.

Solution:

$$\overline{A + BC} = \overline{A \cdot BC}$$

= $\overline{A} \cdot \overline{B} \cdot \overline{C}$

Example 5.13

Find the complement of AB + CD and simplify.

Solution:

$$\overline{AB} + \overline{CD} = \overline{AB} \cdot \overline{CD}$$

= $(\overline{A} + \overline{B})(\overline{C} + \overline{D}) = (\overline{A} + B)(C + D)$

Example 5.14

Find the complement of (A + B)(B + C)(C + A).

Solution:

$$\overline{(A + B)(B + C)(C + A)} = \overline{(A + B)} + \overline{(B + C)} + \overline{(C + A)}$$
$$= \overline{AB} + \overline{BC} + \overline{CA}$$

Example 5.15

Find the complement of $A + \overline{B} + \overline{CD}$.

Solution:

$$A + B + \overline{CD} = \overline{A} \cdot B + \overline{CD}$$

$$= \overline{A} (B + \overline{CD})$$

$$= \overline{A} (B + \overline{C} + \overline{D})$$

Example 5.16

Show that $\overline{AB} + \overline{AB} = \overline{AB} + \overline{AB}$.

Solution:

$$\overline{AB} + \overline{AB} = \overline{AB} \cdot \overline{AB}$$

= $(\overline{A} + \overline{B})(\overline{A} + \overline{B})$
= $(A + \overline{B})(\overline{A} + B)$
= $A\overline{A} + \overline{AB} + AB + B\overline{B}$
= $\overline{AB} + AB$

; for $A\overline{A} = 0$, $B\overline{B} = 0$.

That is, complementing the XOR expression gives the XNOR expression.

Example 5.17

Show that $\overline{AB} + AB = \overline{AB} + A\overline{B}$.

Solution:

$$\overline{A}\overline{B} + AB = \overline{A}\overline{B} \cdot \overline{A}\overline{B}$$

$$= (\overline{A} + \overline{B})(\overline{A} + \overline{B})$$

$$= (A + B)(\overline{A} + \overline{B})$$

$$= A\overline{A} + \overline{A}B + A\overline{B} + B\overline{B}$$

$$= \overline{A}B + A\overline{B}$$

: for $A\overline{A} = 0$. $B\overline{B} = 0$.

That is, complementing the XNOR expression gives the XOR expression.

ARITHMETIC CIRCUITS

In this chapter, arithmetic circuits are introduced. By combining logic circuits in the right way, we can build circuits that add and subtract binary numbers. We will introduce adder and subtractor circuits. We will also discuss how only adder circuits are used to perform addition as well as subtraction. This chapter covers the following headings.

- 8.1 Binary addition
- 8.2 Half adder and Full adder
- 8.3 Four bit binary adder
- 8.4 BCD adder
- 8.5 Half subtractor and Full subtractor
- 8.6 Four bit adder/subtractor circuit

8.1 BINARY ADDITION

We have already discussed in detail binary arithmetic operations in Chapter 2 (Binary Arithmetic). Let us recollect the rules for binary addition.

Four basic cases of binary addition are

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

The last rule namely 1 + 1 = 10 means that 1 + 1 is equal to 2 and 2 in binary is 10. We will read this as 0 carry 1. Using this rule, let us perform one simple addition. We have already seen some examples in Chapter 2, Sec 2.1.

Example 8.1

Add 12 and 13 in binary.

solution:

We see that the carry produced out of an addition in one column is taken to the next higher column and added (similar to decimal addition).

8.2 HALF ADDER and FULL ADDER:

Half Adder:

Half adder is a logic circuit that adds two bits and gives the result on two output lines as sum (S) and carry (Cy).

Let A and B be two inputs and S and Cy the two outputs. The block diagram for a half adder is shown in Fig. 8.1.




Fig. 8.1

Since A and B can take values 0 or 1, the total number of possible input combinations is four. The inputs and the corresponding outputs can be represented in a truth table as shown in Fig. 8.2.

А	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	.1	0	1

Fig. 8.2

From the truth table, the sum of product expressions for sum and carry can be written as

Sum =
$$\overline{AB} + \overline{AB}$$

These two expressions can be implemented using the circuit shown in Fig. 8.3.




Fig. 8.3

But since the Sum expression is directly an Ex-OR expression, the half adder circult can also be drawn as Fig. 8.4.




Fig. 8.4

Full Adder:

A full adder is a combinational circuit that forms the arithmetic sum of three input bits. It consists of three inputs and two outputs. Two of the input variables denoted by A and B

represent the two significant bits to be added. The third input C represents the carry from the previous lower significant position. The two outputs are designated as S for $\sup_{and} and constant constant constant position.$ The block diagram of a full adder is shown in Fig. 8.6.




Fig. 8.6

The truth table of the full adder is given in Fig. 8.7.

B 0	0 1	S 0	Су 0
0	0	0	
	1	,	
	1 14	1.1	0
1	0	1	0
1	1	0	1
0	0	1	0
o l	1	0	1
1	0	0	1
1	1	1.	1
		0	0 0

Fig. 8.7

Note that with three inputs, we have eight (23) combinations.

Both sum and carry can be represented in Boolean expressions in sum of products form. They can be simplified and a logic circuit can be implemented for the full adder.

We can implement a full adder using the above expressions. The required circuit is given in Fig. 8.11.





Fig. 8.11

The full adder circuit shown in Fig 8.11 can be seen to be made up of two half adders and an OR gate. The block diagram representation is given in Fig. 8.12.



The sum output of the first half adder is added with the third input using a second half adder. The carry outputs of the first and second half adders are combined using an OR gate to produce a single final carry.

With reference to Fig 8.18, we can see that the sum output $Y_3Y_2Y_1Y_0$ is directly connected to the augend inputs of the second 4-bit adder. The LSB and MSB of the $addender{dender}$ inputs of the second 4-bit adder are kept in '0' state. The remaining two inputs are connected to the second 4-bit adder are kept in '0' state. The remaining two inputs are connected together and connected to the X output of the circuit discussed. With this arrangement the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required. For the second 4-bit adder also the correction factor of six is added only when required.

The AND-OR circuit, to add six can be replaced by a NAND-NAND circuit (carry output of the first 4-bit adder also need to be inverted).

8.5 HALF SUBTRACTOR AND FULL SUBTRACTOR:

Half Subtractor:

Half subtractor is a logic circuit that subtracts one bit from another bit and produces two outputs as Difference (Diff) and Borrow (Br). The rules for binary subtraction are given below (Refer Chapter 2).

$$0-0 = 0$$
 $0-1 = 1$ with a borrow 1
 $1-0 = 1$
 $1-1 = 0$

With A and B as two inputs, and Diff and Br as the two outputs, the block diagram for a half subtractor is as shown in Fig. 8.19.




Fig. 8.19

there are four possible input combinations for A and B. The input combinations and the corresponding outputs can be drawn as a truth table shown in Fig. 8.20.

Α	В	Diff	Br
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Fig. 8.20

From the truth table, the Boolean expressions for Diff and Br are found to be

Diff =
$$\overline{A}B + A\overline{B}$$

and

$$Br = \overline{A}B$$

These two expressions can be implemented using the circuit shown in Fig. 8.21.




Fig. 8.21

As in the case of half adder, here also we can see that the difference output can be taken directly from an Ex-OR gate.

The required circuit is given in Fig. 8.22.




Fig. 8.22

Half Subtractor using NAND gates:

We have already seen how to get an Ex-OR using NAND gates. The output of the Ex-OR arrangement gives the difference. However to get the borrow, the AND gate is not replaced by two NAND gates. Instead the output of the NAND gate (G_3) $(=B.\overline{AB})$ is inverted using another NAND gate (G_5) to get the borrow $=\overline{AB}$. If the AND gate is replaced in NAND gates, we would have required two NAND gates. This way the number of NAND gates required is reduced by one. The half subtractor circuit using only NAND gates shown in Fig. 8.23.




Fig. 8.23

In a similar way, a half subtractor can also be implemented using NOR gates only.

Full Subtractor:

A full subtractor is a combinational circuit that performs the arithmetic subtraction of input bits. It consists of three inputs and two outputs. Two of the input variables denoted by A and B represent the two significant bits to be subtracted. The third input C represents the borrow taken from the next higher significant position. The two outputs are designated as Diff for difference and Br for borrow. The block diagram of a full subtractor is shown in Fig. 8.24.




Fig. 8.24

The truth table of the full subtractor is given in Fig. 8.25.

	And the same of the same	*		
Α	В	С	Diff	Br
0	0 •	0	0	0
0	0	- 1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	- 1	0	0
1	1	0	0	0
1	1	1	1	1
58460				

Fig. 8.25

Both Diff and Br can be represented in Boolean expressions in sum of products form.

They can be simplified and a logic circuit can be implemented for the full subtractor. Here

UNIT-I: CURRENT ELECTRICITY OHM'S LAW & KIRCHOFF'S LAWS & THE APPLICATIONS

a. Ohm's law:

The current flow through a conductor depends upon the potential

Ohm's law states that when the temperature remains constant, the potential difference between the ends of the conductor is tor.

Potential difference ∝ current

or
$$V \propto I$$
 or $\frac{V}{I} = \text{constant } R$

$$\therefore V = IR$$

Here R is a constant called the resistance of the conductor. It is measured in the unit of ohm. When the p.d is measured in volt and the current in ampere, then,

$$1 \text{ ohm} = \frac{1 \text{ volt}}{1 \text{ ampere}}$$

From this we can define the unit of resistance. The ohm is defined as the resistance of a conductor in which a potential difference of 1 volt is developed when current of 1 ampere flows through it or simply ohm is the ratio between volt and ampere.

Verification of ohm's law:

Ohm's law can be verified using a simple circuit shown in fig3.10. The current through the circuit can be varied with the help of a rheostat connected in series with the battery. The current can be measured using the ammeter. The p.d across the resistance R can be measured using the voltmeter V.




Fig 3.10

Using the rheostat, the current through the circuit is kept at a particular value I. Now the voltmeter reading is noted. Let it be V. Then V/I is calculated. Similarly by changing the current, for each Then V/I is calculated. Similarly of the Christian of the calculated. It is found to be a constant. This verifies the Ohm's law.

b. Kirchhoff's Law

In a simple circuits consisting of battery and resistance in series or parallel, we can apply Ohm's law to calculate the current and the potential differences. If the circuit is complicated we cannot use Ohm's law. For such a circuits Kirchhoff's law can be used.

Kirchhoff's First Law: In any network of conductors in an electrical circuit, the algebraic sum of currents meeting at any point is zero or sum of the currents flowing towards a point is equal to the sum of currents flowing away form it,

$$\Sigma I = 0 \tag{1}$$

For example let a number of conductors meet at a junction as shown in fig3-11. Let I1, I2, I3, I4 and Is be currents flowing. Generally the currents flowing towards the points are taken as positive whereas the currents flowing away from the points are taken as negative. According to first law,

$$I_1 - I_2 + I_3 - I_4 + I_5 = 0$$

Fig 3.11

or

 $I_1 + I_3 + I_5 = I_2 + I_4$

(2)

The first law is based on the principle that in an electric circuit, at any point the charge cannot be accumulated.

Kirchhoff's Second Law: In a closed path of networks of conductors, the algebraic sum of the products of resistance

and current of each part of the closed path is equal to the




Fig 3.12

Consider a closed loop of circuit ABCDA as shown in fig3-12. In the circuit the current which flows in the clockwise direction is taken as positive and the current which flows in the anticlockwise direction is taken as negative. Also e.m.fs which sents current in the clockwise direction are taken as positive and those that send current in the anticlockwise direction as negative,

Applying Kirchhoff's second law to the circuit in fig3-12, we get

$$I_1 R_1 - I_2 R_2 + I_3 R_3 - I_4 R_4 = E_1 - E_2$$
 (3)

C. Wheatstone Bridge:

Wheatstone bridge consists of four resistances P, Q,R and S connected as shown in fig 3-13. A galvanometer of a resistance G is connected between the points B and D and a cell is connected between the points A and C. Two keys are also connected in the circuit as shown.

When the keys are closed, a current flows in the circuit. Current from the cell is divided into two parts at A.




Fig 3.13

The current i₁ flows through P and the current i₂ flows through the galvanometer. The current i₃ through Q flows from B to C and the current i₄ through S flows form D to C.

At the junction B, according to Kirchhoff's first law,

$$i_1 - i_g - i_3 = 0 (1)$$

At the junction D,
$$i_2 - l_g - i_4 = 0$$
 (2)

The bridge is said to be balanced if there is no flow of current through the galvanometer. For this the resistances are adjusted such that there is no deflection in the galvanometer.

$$\cdot \cdot \cdot$$
 (3)

Hence from equation (1) and (2)

$$i_1 - i_3 = 0$$
 or $i_1 = i_3$ (4)

$$i_2 - i_4 = 0$$
 or $i_2 = i_4$ (5)

Applying Kirchhoff's second law to the closed path ABDA, we get

$$i_1P + i_gG - i_2R = 0$$
the closed path PCD=

In the closed path BCDB,

$$i_3Q - l_4S - l_gG = 0$$
(7)

When ig=0, equation (6) and (7) reduce to

$$i_1 P = i_2 R \tag{8}$$

$$i_3 Q = l_4 S \tag{9}$$

Dividing the equations (8) and (9) we get

$$\frac{i_1 P}{i_3 Q} = \frac{l_2 R}{i_4 S}$$

But $i_1 = i_3$ and $i_2 = i_4$

$$\therefore \quad \frac{P}{Q} = \frac{R}{S} \tag{10}$$

This is the condition of a balanced Wheatstone bridge. If the value of the resistances P,Q and R are known, the value of S can be calculated. Thus the principle of Wheatstone's bridge is used for the determination of unknown resistances. Metre Bridge, Post office Box and Carey Foster's Bridge work on this principle. d. Carey Foster's Bridge

Carey Foster's Bridge is the improved form of Metre Bridge. It is more sensitive. Using this, we can determine the difference between two nearly equal resistances. If the value of one resistance is known, the value of the other can be calculated. In this, end resistances are eliminated in calculation. This bridge can also be used to measure




Fig 3-14

It consists of a straight uniform wire of manganin exactly one metre long (AB). The wire is stretched on a wooden board. The ends A and B are joined to thick copper strips of low resistance as shown is fig 3-14. Between in these two copper strips, three copper strips are fixed such that there are four gaps in the wooden board. A meter scale is fixed on the board parallel to the wire.

Two equal resistance P and Q are connected in the inner gaps and the resistances R and S are connected in the outer gaps. The cell and galvanometer are connected as shown in fig. Using a jockey,. contact can be made at any point on the wire AB.


Let α and β be the end resistances at the ends A and B respectively. Let ρ be the resistance per unit length. The resistance R is in left gap and S in the right gap. Now let l_1 be the balancing length. In this condition, the equivalence Wheatstone bridge is as shown in fig 3-15 When the bridge is balanced.

$$\frac{\mathbf{P}}{\mathbf{Q}} = \frac{\mathbf{R} + \alpha + l_1 \,\rho}{\mathbf{S} + \beta + (1 - l_1) \,\rho} \,(1)$$

Now R and S are interchanged and let the balancing length be l_2 .

$$\therefore \frac{\mathbf{P}}{\mathbf{Q}} = \frac{\mathbf{S} + \alpha + l_2 \,\rho}{\mathbf{R} + \beta + (1 - l_2) \,\rho} \,(2)$$

Comparing equation(1) and (2) we get



$$\frac{R + \alpha + l_1 \rho}{S + \beta + (1 - l_1) \rho} = \frac{S + \alpha + l_2 \rho}{R + \beta + (1 - l_2) \rho}$$
(2)

Adding 1 on both side, we get

$$\frac{R + \alpha + l_1 \ \rho + S + \beta + (1 - l_1) \ \rho}{S + \beta + (1 - l_1) \ \rho} =$$

$$\frac{S + \alpha + l_2 \rho + R + \beta + (1 - l_2)\rho}{R + \beta + (1 - l_2)\rho}$$

(5)

$$\therefore \frac{R+S+\alpha+\beta+\rho}{S+\beta+(1-l_1)\rho} = \frac{R+S+\alpha+\beta+\rho}{R+\beta+(1-l_2)\rho}$$

$$\therefore S+\beta+(1-l_1)\rho = R+\beta+(1-l_2)\rho$$
or
$$S-l_1 \rho = R-l_2\rho$$

$$\therefore R-S = \rho(l_2-l_1)$$
(4)

 $\therefore R = S + \rho(l_2 - l_1)$

Knowing ρ , l_1 and l_2 , (R - S) can be calculated. If S is known, R can be calculated.

Determination of p:

To determine the resistance per unit length of the bridge wire, the resistance R is replaced by a copper strip (R = 0). Now we have to find the balancing length and let it be l_1' . Now keeping S in the left gap and copper strip in the right gap, we have to find the balancing length. Let it be 12' The values of P and Q should be equal.

Here
$$R = S + \rho(l_2' - l_1')$$

$$R = 0$$

$$\therefore \rho = \frac{S}{(l_1' - l_2')}$$

The experiment is repeated for different values of S. The mean value of ρ is calculated. Using the value of ρ in equation (5), the

3. POTENTIOMETER

Potentiometer is a device which is used to measure potential difference accurately. It is also used to measure current.

Construction: It consists of ten segment of a uniform wire of magnanin or constantan, each one metre long. The segments are stretched parallel to each other on a horizontal wooden board. The ends of the wires are connected to copper strips of zero resistance. The ends are fitted with binding screws for connection. Using a movable jockey contact can be made at any point of the wire. A metre scale is fixed on the wooden board parallel to the segment of the wire.

Principle of potentiometer:

The principle of the potentiometer can be explained using the circuit shown in fig 3-16. In the figure AB represents the wire of the potentiometer. A and B are connected to a battery of steady emf. When the key in this circuit is closed a steady current flows through the wire of the potentiometer. This circuit is called the primary circuit.




Fig 3-16.

The positive end of the Daniel cell is connected to the end A of the potentiometer. The negative end is connected to the jockey through a high resistance and a galvanometer. This circuit is called the secondary circuit. The positive end of cell is connected to the end A. Hence the current due to this circuit flows in a direction opposite to that of the current due to the primary circuit. Hence the e.m.f of the cell opposes the p.d between the ends of the potentiometer wire, when the jockey makes contact at any point of the wire.

Using the jockey, let the contact be made at the point J on the potentiometer. If the p.d between the points A and J is greater than the e.m.f of the cell in the secondary, the deflection of the galvanometer will be in the righthand side. On the otherhand, if the p.d between the points A and J is less, the deflection will be in the lefthand side. The jockey is moved on the potentiometer wire such that there is no deflection in the galvanometer. In this case the p.d between the point A and the point of contact of jockey on the wire is exactly equal to the e.m.f of the cell in the secondary. In that case the point J is called the balancing point and the length AJ is callled balancing length. Let the balancing length be l. If i is the current through the potentiometer wire and ρ is the resistance per unit length, the p.d across AJ is i ρ l.

If E is the e.m.f of the secondary cell, then

$$E = i \rho I \tag{1}$$

Since p and i are constants,


This is the principle of the potentiometer.

a. Measurement of current

For the measurement of current using a potentiometer the circuit is as shown is fig 3-17.

The ends of the potentiometer A and B are connected to an accumulator B₁, through a key K₁, and a rheostat Rh₁. This is the primary circuit.

In the secondary, a six terminal key is used. Using this, the two p.d may be included with the potentiometer circuit separately. The middle pair of terminal 2 and 5 are connected to the end A and



the jockey through a galvanometer G and a high resistance. A Daniel cell of e.m.f 1.08 volt is connected across the terminals 1 and 6. A battery B2, key K2, rheostat Rh2 and a standard resistance R are connected in series. The positive end of the standard resistance is connected to the terminal 3 and the negative end to 4 as shown in figure.

First including the Daniel cell in the potentiometer, the balancing length is determined. Let the balancing length be l_0 . According to the principle of potentiometer.

$$1.08 \propto l_o \tag{1}$$

Next the p.d across the standard resistance R is included in the main circuit and the balancing length *l* is determined. If i is the current flow through the standard resistance, the p.d across R is i R.

$$\therefore i R \propto l \tag{2}$$

Dividing equation (2) by equal (1), we get

$$\frac{iR}{1.08} = \frac{l}{l_o} \tag{3}$$


$$\therefore i = \frac{1.08}{R} \cdot \frac{l}{l_o}$$

Using equation (4), the current in the circuit can be calculated

b. Measurement of resistance

To compare the given two resistances, the circuit is as shown in fig 3-18. If one of the resistance is known, the other resistance can be calculated.

In the secondary circuit, a six terminal key is used. Using this, the two p.d may be included with the potentiometer separately. The middle pair of the terminals 2 and 5 are connected to the end A and jockey through a galvanometer and high resis-



Two resistances R₁ and R₂ which are to be compared are connected in series with a battery B2, key K2 and a rheostat Rh. The ends of the resistances R1 and R2 are connected to the six terminal key as shown in fig. When the key K2 is closed, a steady current i flows through the resistances R₁ and R₂. The p.d across them will be i R₁

First the p.d across R₁ is included in the potentiometer circuit and the balancing length is found. Let it be l_1 . According to the principle of $i R_1 \propto l_1$

$$i R_1 \propto l_1$$

R2 is included (1)

Next the p.d across R2 is included and the balancing length is found. Let it be 12. i R₂ ∝ l₂

$$i R_2 \propto l_2$$
(2)
(3) by (2) we say

Dividing equation (1) by (2) we get

$$\frac{R_1}{R_2} = \frac{l_1}{l_2} \tag{3}$$

By changing the current in the secondary the experiment is repeated. For each current R₁/R₂ is calculated as described above. Then the mean value of R₁/R₂ is calculated.

If one of the resistance is known, the other can be determined using relation $R_1/R_2 = l_1/l_2$. If R_1 is known, the resistance R_2 can be

$$R_2 = R_1 \cdot \frac{l_2}{l_1} \tag{4}$$

c. Calibration of low range voltmeter

The ends of the potentiometer A and B are connected to a battery of steady e.m.f. The positive end of the Daniel cell is connected to the end A and the negative to the jockey through a galvanometer and a high resistance. Now the balanc-




Fig 3.19

ing length is found. Let it be l_0 . The fall of potential per unit length of the potentiometer wire is 1.08/lo volt.

The secondary circuit is replaced by a voltmeter. The positive end of the voltmeter is connected to the end A and the negative to the jockey (fig 3-19). The jockey is pressed along the wire so that the voltmeter gives a reading V volt. The length of the wire AJ is found.

Let it be l. The p.d between A and J is equal to $\frac{1.08}{l} \times l$ volt.

$$\therefore \text{ correction} = \left(\frac{1.08}{l_o} l - V\right)$$


The experiment may be repeated for different value of the voltmeter such as 0.1,0.2....etc. For each voltmeter reading correction may be calculated. By taking the voltmeter reading along the X-axis, a calibration graph may be drawn. and correction along Y-axis, a calibration graph may be drawn.

d. Calibration of a high range voltmeter

An accumulator of steady e.m.f is connected to the ends A and B of the potentiometer, through a key and rheostat. In the secondary by connecting a cell of e.m.f E, the balancing length is found. Let it be lo. Hence the fall of potential per unit length is E/lo.

For the calibration of high range voltmeter, the circuit is as shown in fig 3-20. The primary is the same that used in the above.

A high D.C Voltage source is connected to the end C and D



Resistance of 100 ohm and 9900 ohms are included in P and Q respectively. Hence the potential difference across P is $\frac{P}{P+Q} = \frac{1}{100}$.

It is required that (P + Q) is made very large so that only a small current flows through the resistance boxes even though a high poten-

By adjusting the rheostat, the voltmeter is made to read V volt and the balancing length is found. Let it be I. Now the p.d across the the end P is equal to El/lo. Hence the total p.d at the end P and Q is equal to $\left(\frac{P+Q}{P}\times\frac{El}{l_0}\right)$ volt. But the voltmeter reading is V.

$$\therefore \text{ Correction } = \left[\frac{P + Q}{P} \cdot \frac{El}{l_o} - V \right]$$

The experiment is repeated for different values of the voltmeter such as 5, 10, 15 etc. For each voltmeter reading, the correction may be calculated and a calibration graph may be drawn.

Scanned Books:

- 1. V. Vijayendran, 2012, Digital Fundamentals -
- K. Viswanathan (Printers & Publishers) PVT. LTD.,
- Chennai-31.
- 2. A.Sundaravelusamy, 2015, Applied Physics Paper I
- -Priya Publications, Karur-2.